



US005936451A

# United States Patent [19]

Phillips et al.

[11] Patent Number: 5,936,451

[45] Date of Patent: \*Aug. 10, 1999

## [54] DELAY CIRCUIT AND METHOD

[75] Inventors: William A. Phillips, Royal Oak, Mich.;  
Mario Paparo, S. Giovanni Della  
Punta; Piero Capocelli, Milan, both of  
Italy

[73] Assignee: STMicroelectronics, Inc., Carrollton,  
Tex.

[\*] Notice: This patent issued on a continued prosecution application filed under 37 CFR 1.53(d), and is subject to the twenty year patent term provisions of 35 U.S.C. 154(a)(2).

[21] Appl. No.: 08/897,187

[22] Filed: Jul. 21, 1997

## Related U.S. Application Data

[63] Continuation of application No. 08/595,512, Feb. 1, 1996, abandoned, which is a continuation of application No. 08/411,556, Mar. 28, 1995, abandoned, which is a continuation-in-part of application No. 08/365,685, Dec. 29, 1994.

[51] Int. Cl.<sup>6</sup> ..... H03K 5/13

[52] U.S. Cl. .... 327/285; 327/288; 327/263; 327/278

[58] Field of Search ..... 327/285, 276, 327/277, 278, 284, 281, 288, 263, 264; 365/194; 331/57

## [56] References Cited

## U.S. PATENT DOCUMENTS

4,740,743 4/1988 Reisinger et al. .... 323/316  
4,806,304 2/1989 O'Leary ..... 327/277  
4,812,687 3/1989 Larson et al. .... 307/601

4,875,020 10/1989 Daniele et al. .... 330/307  
5,006,738 4/1991 Usuki et al. .... 327/285  
5,057,722 10/1991 Kobatake ..... 327/288  
5,068,628 11/1991 Groshal ..... 327/7  
5,081,380 1/1992 Chen ..... 327/281  
5,175,452 12/1992 Lupi et al. .... 327/277  
5,227,679 7/1993 Woo ..... 327/269  
5,231,319 7/1993 Crafts et al. .... 327/277  
5,300,837 4/1994 Fischer ..... 327/281  
5,317,219 5/1994 Lupi et al. .... 307/603  
5,382,840 1/1995 Massoner ..... 327/206

## FOREIGN PATENT DOCUMENTS

0405319A1 1/1991 European Pat. Off. .... H03H 11/26  
0535359 8/1992 European Pat. Off. .... 327/288  
1161913 6/1989 Japan ..... 327/211  
4-144309 5/1992 Japan ..... 327/281

Primary Examiner—Toan Tran

Assistant Examiner—Eunja Shin

Attorney, Agent, or Firm—Theodore E. Galanthay; Lisa K. Jorgenson; Renee M. Larson

## [57] ABSTRACT

A reduced area delay circuit and method are disclosed. The delay circuit uses a constant current source and a constant current drain to charge and discharge a capacitor and thus control the delay time of the delay circuit. The constant current source and drain can be implemented using current mirrors formed by configuring MOSFET transistors in a common source configuration. The delay circuit method includes the steps of receiving an input signal, delaying the input signal by using a constant current source or drain in combination with a capacitor, and then buffering the voltage on the capacitor using two inverters. A programmable delay circuit is also disclosed by adding additional pairs of current mirrors to the delay circuit and selectively enabling the pairs to adjust the delay time.

15 Claims, 2 Drawing Sheets

